
PCIe RTL Design Simulation and FPGA PnR



Tools: Xilinx Vivado **FPGA board:** Nexys A7 FPGA


RTL Design of PCIe Protocol

Peripheral Component Interconnect express is a high speed serial bus standard that is

- 1. Point-to-point (Device A communicate with B over PCIe Data Link). This means interconnect capacitances are very limited, and so you can go to really high speed!
- 2. Bi-directional (Both A and B can transmit and receive data = transceivers using Dual Simplex lanes)
- 3. Scalable to accommodate varying bandwidth needs (One Data Link can have 1,2,4,8,16, 32 lanes)
- 4. Backwards compatible with previous PCIe versions. (You can run PCIe-2 GPU on a PCIe-4 motherboard)
- 5. Widely adopted across many markets.


Some specs:

- Ideally for PCIe Gen1, the receiver and transmitter clock frequencies are around 2.5 GHz. Tx local clock and Rx local clock can differ by 600 ppm. (Max tolerance of +/- 300 ppm on data rate on each side Tx/Rx = 600 ppm difference in frequency in worse case scenario). This PCIe uses 10MHz and 9.8 MHz local clocks for Upstream and Downstream designs respectively.
- Supports 2 lane configuration.



PCIe Hierarchy and Sub-designs/ Sub-blocks:


This PCIe design encompasses Data Link Layers (DLL's) and Physical Layers (PHY's) -Transaction Layers are excluded in the RTL design, with their functionality compensated for in the test-bench. This approach allows us to simulate and verify the desired transaction layer behaviors without impacting the RTL.



I. Data Link Layer (Tx_DLL, Rx_DLL):

The data link layer conveys information between Transaction Layer and Physical Layer (PHY). It maintains packet integrity and generates DLL packet when communicating. Before the TLP (Transaction Layer Packet) is transmitted to PHY Layer, DLL will attach a unique sequence number as well as an LCRC (Link Cyclic Redundancy Code) to the packet. The DLL on the receiver side will check the correctness of the sequence number and LCRC. If they the TLP being transmitted is good, and Ack DLLP with the sequence number will be sent back to the transmitter to acknowledge that it is good; otherwise, a Nak DLLP will be sent instead and the transmitter will re-send the TLP(s) again from the retry buffer. This PCIe will assume CRC errors never occur, but Tx_DLL will deliberately send a curropted sequence number so as to make Rx_DLL send a Nak back.


Tx_DLL interface (DLL_transmitter):



DLL_transmitter Interface Signals:

Name	Direction	Interface with	Description								
clk	input		System clock								
dllp_ack_nakbar	input	Rx_DLL	Used to determine sending either ack/nak. ack/nak is a 2 byte item. h'00 for ack h'10 for nak								
dllp_scheduled	input	Rx_DLL	Scheduled flag for a dllp, for the transmitter to send the DLLP								
dllp_seq_num[5:0]	input	Rx_DLL	6 bit sequence number that should be included in the DLLP								
lane_num	input	Tx_PHY	0 = one lane link, 1 = two lane link								
link_up	input	Tx_PHY	0 = The link is not ready, 1 = The link is ready for normal operation								
phy_throttle	input	Tx_PHY	Handshake - To indicate if phy is not able to receive, DLL will not send the DLLP								
rcv_dllp[15:0]	input	Rx_DLL	Storage for a DLLP (2 bytes)								
rcv_dllp_received	input	Rx_DLL	To indicate if a DLLP is received by rx to extract its information.								
rst	input		Reset signal								
tl_boundary_info[2:0]	input	(Test_bench)	3 bit boundary info encoding for PKT_IDLE = not sending anything PKT_START = starting 16-bit word PKT_IN = 16-bit word somewhere in the middle of the TLP PKT_EN = ending 16-bit word Or else, starting and ending of a single 16-bit word TLP								
tl_data_in[15:0]	input	(Test_bench)	Transaction Layer packet								
dll_boundary_info [2:0]	output	Tx_PHY	3 bit boundary info encoding for PKT_IDLE = not sending anything PKT_START = starting 16-bit word PKT_IN = 16-bit word somewhere in the middle of the TLP PKT_EN = ending 16-bit word Or else, starting and ending of a single 16-bit word TLP								
dll_data_out[15:0]	output	Tx_PHY	DLLP Packet								
dll_ready	output	Tx_PHY	DLLP packet ready to be sent out								
dll_tlp_dllp_bar	output	Tx_PHY	A flag indicating the byte is a tlp or a dllp: dllp:0 tlp:1								
rb_depth[6:0]	output	Tx_PHY	Retry buffer address pointer								
tx_dllp_sending	output	Rx_DLL	To indicate if tx_DLL will send the DLLP								

Rx_DLL interface (DLL_receiver):




DLL_receiver Interface Signals:

Name	Direction	Interface with	Description
clk	input	-	Clock
lane_num	input	Tx_PHY	0 = one lane link, 1 = two lane link
link_up	input	Tx_PHY	0 = The link is not ready, 1 = The link is ready for normal operation
phy_boundary_info[2:0]	input	Rx_PHY	3 bit boundary info encoding for PKT_IDLE = not sending anything PKT_START = starting 16-bit word PKT_IN = 16-bit word somewhere in the middle of the packet PKT_EN = ending 16-bit word Or else, starting and ending of a single 16-bit word packet
phy_byte_input[15:0]	input	Rx_PHY	Physical Layer packet
phy_tlp_dllpbar	Input	Tx_PHY	A flag indicating the byte is a tlp or a dllp: dllp:0 tlp:1
reset	input	_	Reset signal
tlp_ready	input	Rx_PHY	Ready handshake signal from the transaction layer
tx_dllp_sending	input	Rx_DLL	To indicate if tx_DLL will send the DLLP
dll_boundary_info [2:0]	output	_	3 bit boundary info encoding for PKT_IDLE = not sending anything PKT_START = starting 16-bit word PKT_IN = 16-bit word somewhere in the middle of the packet PKT_EN = ending 16-bit word Or else, starting and ending of a single 16-bit word packet
dll_throttle	output	Rx_PHY	Handshake - To indicate that receiver is not able to receive, DLL will not send the DLLP
dll_tlp_out[15:0]	output		DLLP Packet to transaction layer
dllp_ack_nakbar	output	Rx_DLL	Used to determine sending either ack/nak. ack/nak is a 2 byte item. h'00 for ack h'10 for nak
dllp_scheduled	output	Rx_DLL	Scheduled flag for a dllp, for the transmitter to send the DLLP
dllp_seq_num[5:0]	output	Rx_DLL	6 bit sequence number that should be included in the DLLP
rcv_dllp[15:0]	output	Rx_DLL	Storage for a DLLP (2 bytes), will be forward to the transmitter to process
rcv_dllp_received	output	Rx_DLL	To indicate if a DLLP is received by rx to extract its information.

Physical Layer (Tx_PHY, Rx_PHY):


This layer connects to the physical PCIe link on one side and interfaces to the Data Link Layer (DLL) on the other side. The transmitter physical layer (Tx_PHY) processes outbound packets before they get transmitted to PCIe physical link, and the receiver physical layer (Rx_PHY) processes inbound packets received from the physical PCIe link.

Tx_PHY Design:



- Tx_PHY_Buffer is for data striping DLL will send data to PHY in parallel and PHY will gather it in this buffer and will then further transmit it using byte striping (data is spread/striped across the available lanes.. in this case lane_0 & lane_1)
- SKP Ordered Set (SOS) is a 4 symbols set (COM, SKP, SKP, SKP): Once transmission begins on the link, SOS's are transmitted at regular intervals (Depending on ppm difference between PCIe upstream port and downstream local clock frequencies... in this case local clocks are 10MHz & 9.8 MHz). SOS's are also scheduled to be transmitted after the end of a DLLP or TLP, any time when idle data is being sent, or after a Training Sequence (TS1) or no data is being sent from LTSSM
- Idle Ordered Set is sent when Tx_PHY Buffer is empty or LTSSM has no data to send.
- **MUX** is select between transmitting DLLP/TLP from Tx_PHY Buffer, Idle Ordered Sets, Training Sequences TS1/TS2 Ordered Sets, or SKP Ordered Sets.
- 8b/10b encoder is using BRAMs for 8b/10b mapping in this case.
- Lane Serializer is to transmit byte striped data on the 2 lanes.
- **LTSSM** (Link Training and Status Machine) is for the link up process between transmitter and receiver physical layers by achieving bit/ symbol lock using, ensuring synchronization and reliability. The link training process consists Detect, Polling, Configuration, and L0 states. The training sequences (TS1/TS2) will be transmitted in Polling state to achieve bit/ symbol lock.


Tx_PHY Interface (phy_tx):



Phy_tx Interface Signals:

Name	Direction	Interface with	Description
clk	input	_	Local clock
clk10	input	-	10x frequency of local clock
dll_boundary[2:0]	input	Tx_DLL	3 bit boundary info encoding for PKT_IDLE = not sending anything PKT_START = starting 16-bit word PKT_IN = 16-bit word somewhere in the middle of the packet PKT_EN = ending 16-bit word Or else, starting and ending of a single 16-bit word packet
dll_pckt[15:0]	input	Tx_DLL	2 byte data from DLL; can be DLLP, TLP or IDLE
dll_pckt_type	input	Tx_DLL	Type of packet being sent by DLL to PHY - DLLP / TLP
ltssm_D_Kbar_0	input	LTSSM	1 bit signal to indicate data/control character
ltssm_D_Kbar_1	input	LTSSM	1 bit signal to indicate data/control character
Itssm_lanes	input	LTSSM	LTSSM indicates how many lanes are available
Itssm_linkup	input	LTSSM	LTSSM indicates link is up for transmission
Itssm_pckt_end	input	LTSSM	Flag for last 8 bit character of ordered set
ltssm_pckt_start	input	LTSSM	Flag for first 8 bit character of ordered set
ltssm_pckt_0[7:0]	input	LTSSM	1 byte data from LTSSM
ltssm_pckt_1[7:0]	input	LTSSM	1 byte data from LTSSM
Itssm_valid	input	LTSSM	1 bit signal to indicate if LTSSM is sending valid data
rst	input	_	Reset signal
Itssm_ready	output	LTSSM	Indicate to LTSSM physical layer that SKP ordered sets are being transmitted
phy_lanes	output	Tx_DLL, Rx_DLL	Indicate to DLL how many lanes are available for transmission
phy_linkup	output	Tx_DLL, Rx_DLL	Indicate to DLL that PHY layer is available for transmission
phy_throttle	output	Tx_DLL	Indicate to DLL if PHY TX buffer is full or empty
phy_tx_bit_lane0	output	Rx_PHY	Serial transmission on lane 0
phy_tx_bit_lane1	output	Rx_PHY	Serial transmission on lane 1

Rx_PHY Design & Interface:




- **10-bit Shift Register** is to shift in bits of data coming from Tx. Rx keeps checking the 10-bit symbol contained in this shift register if it is COM (bc in hex), symbol lock is declared. (Note*: Bit lock is needed however to set the frequency and phase of the recovered clock as well, which needs a PLL, but in this case Tx clock is carried over to Rx and so bit lock is always assumed to be achieved.)
- 10b/8b Decoder is using BRAMs for 10b/8b mapping in this case.
- Elastic Buffer is a two clock FIFO used to compensate the frequency and phase difference between Rx local clock and recovered clock from Tx. Tx will schedule Skip Ordered Sets (SOS's) regularly, which is inserted into the data stream and is sent to Rx. Elastic Buffer will decide to either use these SOS's to insert/remove dummy symbols based on whether it is about to run full/empty. This way, it compensates symbol shifts accumulated in it due to frequency differences between write clock (recovered clock f/10) and read clock (Rx local clk)

Note* 1: SOS's = 1 COM [bc in hex] + 3 SKP [1c in hex]) Note* 2: Two clock FIFO pointers are gray coded and double flopped to avoid Clock Domain Crossing (CDC) issues!)

- **De-skew FIFO** is used to align data streams coming from Lane_0 and Lane_1 to the same Rx local clock edge. This is because data streams on those lanes can arrive at Rx at different times due to lane-to-lane skew.
- **Clocking:** 10-bit shift register is working under high frequency recovered clock (10x frequency of Tx local clock). Decoder and write domain of Elastic Buffer are working under a divided-by-10 version of this clock generating a clock with frequency very close to Rx local clock. Every cycle of the 10x frequency clock, 1 bit of data gets shifted into the shift register. Every cycle of the slow clock, 10-bit data gets decoded into 8b data.


Rx_PHY Interface:




Phy_rx Interface Signals:

Name	Direction	Interface with	Description
clk_r_local	input	_	Local Rx clock
clk_sys	input	-	System clock
clk_w_x10a	input	-	Recovered clock from lane 0
clk w x10b	input	-	Recovered clock from lane 1
data_bit0	input	Tx_PHY	Data bit put on lane 0 transmission line
data bit1	input	Tx_PHY	Data bit put on lane 1 transmission line
rstn_asyn	input		Low asynchronous reset signal
throttle	input	Rx_DLL	Throttling signal given by DLL when Transaction Layer cannot receive.
w_en	input	-	Indidcates that there's valid transmission going on on physical lines
boundary[2:0]	output	Rx_DLL	Boundary info for corresponding 2 byte data
data_to_DLL[15:0]	output	Rx_DLL	Grouped 2 byte data sent to DLL
lane0_data [7:0]	output	LTSSM	1 byte data from deskew FIFO of lane 0, sent to LTSSM
lane0_valid	output	LTSSM	validity of lane 0 data
lane1_data[7:0]	output	LTSSM	1 byte data from deskew FIFO of lane 1, sent to LTSSM
lane1_valid	output	LTSSM	validity of lane 1 data
type_TLP	output	Rx_DLL	Indicate packet type of current packet to DLL

Rx_PHY design per lane:




phy_top



Rx_PHY Data Deserializer: Un-striping buffer used to group 2-byte data (1 byte from each lane) to DLL.

LTSSM Interface & Signals:




Simulation waveforms:

1. Tx_DLL Top:

			i	62 410 640 m							
Name	Value		163	,400.000 ns	163,	500.000 ns	163,80	0.000 ns	164,0	00.000 ns	164
🖁 clk	0										
🕌 rst	0										و کار کار
> 🖬 tl_boundary_info[2:0]	1	(1	X .				2			
> 🐸 tl_data_in[15:0]	0210	C	210	eeee	(ffff	1f1f	1a1a	0000	1111	2222	3333
👪 dll_ready	1										ا کا کا ا
> Mdll_data_out[15:0]	0210	0002	0210	eeee	fitt	lflf	1a1a	0000	1111	2222	3333
> 😻 acknak_seq_num[5:0]	XX		xx		N. Internet			00			
> 😻 ackd_seq[5:0]	Зf			3£		X		c	0		
> 😻 replay_timer_count[7:0]	26	25	26	27	28	00	01	02	03	04	05
> 😻 next_transmit_seq_num[5:0]	03	02	X			-	03				

- First clock DLL sees tl_boundary_info[2:0] == 3'b001 / 3'b1xx, it will reset dll_ready to 1'b0 and asks Transaction Layer to hold the data. In the meantime, Data Link Layer will transmit NEXT_TRANSMIT_SEQ first to Physical Layer, and indicates this is the first part of the TLP (dll_boundary_info == 3'b001). Also, NEXT_TRANSMIT_SEQ will be stored in Replay Buffer as a part of the TLP. At the end of this clock, NEXT_TRANSMIT_SEQ <= NEXT_TRANSMIT_SEQ + 1.
- In the next few clocks, DLL Transmitter sets dll_ready to 1'b1 and starts receiving the TLP from Transaction Layer (16 bits per clock). DLLPs will always be consumed in one clock. Transmitter forwards the AckNak_SEQ information in the DLLP to Replay Buffer, and update its own AckD_SEQ which stores the last acknowledged sequence number. Transmitter also gives the Ack/Nak information to Replay Buffer.




2. Tx_PHY Top:

LTSSM TS1/TS2 until link is up.


2. Tx_PHY Byte_Striping (lane 0, Lane 1):

Name	Value	 	 	I	7,850.	000 n	s	I	1	7,900.	000 ns		I	7,950	.000 n.	5	I	 8,000.	000 ns	
lik 🖁	0																			
ll clk10	0																			
> 🐸 dll_pckt[15:0]	0000											0000								
🕌 phy_tx_bit_lane0	0																			
	0																			
> Wphy_mux_to_8b10b_data[15:0]	f7f7						£7£7											4a4a		
🕨 🖬 datain_tx_unencoded[7:0]	f7						£7						-χ					4a		
datain_tx_unencoded[7:0]	f7						£7											4a		

3. Tx_PHY Encoding & Rx_PHY Decoding:



3. Rx_PHY 10-bit Shift Registering:




- 10-bit shift register is working under high frequency recovered clock (10x Tx-local clock frequency, clk_w_x10).
- Every clk_w_x10 cycle, data_in_shift gets shifted by 1 bit.
- A COM symbol shows up in **data_in_shift.**
- symbol_lock_detected goes high.
- symbol_lock_reg latches symbol_lock_detected and stays high.
- clk_divider gets activated by symbol_lock_reg and keeps counting.
- clk_w_slow is generated as a divided by 10 version of clk_w_x10.

4. Rx_PHY Clocking:

elastic_buffer_inserting.wcfg*	× elastic_bu			-	× pcie			innung	11			1av.wcf	9		:_buffe			9			e_exerc		×		
				057.05		1.2																			_
Name	Value			3,860	.000 ns			3,880	.000 na			3,900.	000 n:	5		3,920.	000 ns			3,940	.000 na	5		3,960.	.000
<pre>iii clk_w_x10</pre>	1																								
🕌 clk_r_local	1																								
¹ ¹ ¹ ¹ clk_w_slow	1																								
Glk_w_slow_en	0																								
👑 data_bit	0																								
> 😻 data_in_shift[9:0]	001011111	01011	001	0111110	00010	11111	00001	01111	10000:	10111	01000	01011	10100	00101	01010	00010	101010	00001	11010	10000	11101	01000	01110	10100	0011
\$\u00e4 symbol_lock_reg	1																								
symbol_lock_detected	0																								
> 😻 clk_divider[3:0]	0		0		:		:	2		3				5		5	7			8) :			0	


- **10-bit shift register** is working under high frequency recovered clock (10x local clock frequency, clk_w_x10)
- **Decoder** and **write domain of EB** work under a divided-by-10 version of the high frequency recovered clock (**clk_w_slow**) (very close to local clock frequency of RX)
- Every clk_w_x10 cycle, data_in_shift gets shifted by 1 bit. Every clk_w_slow cycle, input data to decoder (contents in data_in_shift) gets updated with a whole new 10-bit symbol.



5. Rx_PHY COM Decoding:

6. Rx_PHY Elastic Buffer:

- As all Ordered Sets start with COM symbol, we can only tell whether it's an SOS after we know whether the 2nd symbol following COM is SKP symbol.
- The decision to insert/remove SKP(s) can only be made after the first SKP
- com_detected and skp_detected, along with the FIFO depth (fillcount_w) help to decide whether to
 insert or remove SKPs.
- Insertion is done by writing multiple entries in the same clock, an removal is done by stop incrementing write pointers and not writing any entry for current clock.
- · Insertion/removal decision is made in write domain, so actually we



I. - Insert 1 SKP ordered set:

II. Insert 2 SKP ordered sets:




III. Normal Write:

Source											20-1	15 00/	0 86									
Sc	Name	Value			37,8	00.000	ns	Í	38,000	.000 ns			38,200	.000	ns		38,400	.000	ns		38,600	.000 ns
	/pcie_sim_tb/insffer/clk_w_slo	0																				
	<pre>"" " " " " " " " " " " " " " " " " " "</pre>	1																				
Objects	4/pcie_sim_tb/inr/skp_detecte	1																				
Obje	> 😻/pcie_sim_tb/instfillcount_w[3	5					5					χ							4			
ces	> Vpcie_sim_tb/insffer/w_ptr[3:0	4	X	0	1	Ϊ	2	χ.	3	χ		4		χ	5	χ	6	χ	7	χ	8	9
Instances	> Vpcie_sim_tb/instuffer/r_ptr[3	e	a		b	c	ί (d	X	e	X	f	£)	(1		2		3	4
	> Vpcie_sim_tb/ins/r_ptr_b_ss[3	d	X	9	a	Ϊ	b		2	d		χ	e	X	f	χ	0	χ	1	χ	2	3
Protocol	> ₩w_data[7:0]	1c		4 a	ı	X	bc)		10)	bc	χ	1	E7		χ		4
F	✓ ♥e_buffer[0:7][7:0]	4a,4a,bc,1		4	a,4a,bc,f	,£7,4a,	,4a,4a			4a,4a	bc,1	Lc, £7,	4a,4□	4a,4	a,bc□	4a,4	a,bc□	4a,4	ła,bc□)	4a,4a,	bc,1c,1c
	> 😻 [0][7:0]	4a												4a								
	> 😻[1][7:0]	4a												4a								
	> 😻[2][7:0]	bc											b	c								
	> 😼 [3][7:0]	1c				£7												1c				
	> 😻 [4][7:0]	f7					f	7						X						1c		
	> 😻 [5][7:0]	4a						4a	ı							χ					bc	
	> 😻 [6][7:0]	4a							4	a								χ				£7
	> 😻 [7][7:0]	4a								4a										X		£

IV. Remove 1 SKP ordered set:

Name	Value	12,6	00.000 ns	12,80	00.000	ıs	13,00	0.000 ns	13,200	0.000 ns	13,400	0.000 ns
/pcie_sim_tb/insffer/clk_w_slop	0											
<pre>"" " " " " " " " " " " " " " " " " " "</pre>	1											
<pre>% /pcie_sim_tb/inr/skp_detecte</pre>	1											
> W/pcie_sim_tb/instfillcount_w[3	4						·		4			
> W/pcie_sim_tb/insffer/w_ptr[3:0	с	9	a	d	Ϊ	c	d	e	f	0	1	2
> Vpcie_sim_tb/instuffer/r_ptr[3	7	4	5	6	7	χ	8	9	a	b	с	d
> 😻/pcie_sim_tb/ins/r_ptr_b_ss[3	6	3	4	5	X	6	7	8	9	a	ď	, c
> 🖬 w_data[7:0]	1c		bc	γ ·		Lc		bc	<u> </u>	£7	Ϋ́.	
∨ ₩e_buffer[0:7][7:0]	4a,4a,bc,1	4a,4a	a,bc,f7,f7,4a	,4a,4a	4a,4	a,bc□	4a,4a,bc	4a,4a,bc	4a,4a,bc	4a,4a,bc	f7,4a,bc,1	.c,1c,1c,b
> 😻 [0][7:0]	4a					4	a				X in the second se	
> 😻 [1][7:0]	4a						··		4a			
> 😻 [2][7:0]	bc						k	ba				
> 😻 [3][7:0]	1c		£7		Ϊ					1c		
> 😻 [4][7:0]	f7			£7	_		Ϊ			i	LC .	
> 😻 [5][7:0]	4a			4a)			10	
> 😻 [6][7:0]	4a				4a				χ			bc
> 😻 [7][7:0]	4a				4	a				Υ		f

V. Remove 2 SKP ordered sets:




7. Rx_PHY De-skew FIFO:

> ₩w_data[7:0]	4a	4a		X	bc	X		£	7		X				4a			
> 😻 w_ptr[2:0]	0		0			ΪX	1			2	3	ΪX	4	Ξ.X	5		6	
> 😻 fifo[0:3][7:0]	00,00,00,0	00,	00,00	00		Ĺ	bc,00,0	00	bc,f	,00□	bc,f7,	£70	bc,f7,	£70	4a,£7,	£70	4a,4a,	£7□
Usymbol_lock_reg	1																	
H SOS_ahead	0																	
🖁 com_ahead	0																	
> 😽 fillcount[2:0]	0		0			·χ	1			2	X							3
> 🖬 w_data[7:0]	4a			4a					k	c	X	£	7	ΪX				
> 😻w_ptr[2:0]	0				0						1	X	2	Ϊ	3		4	
> 😻 fifo[0:3][7:0]	00,00,00,0			00	,00,00	0,00					bc,00,	000	bc,f7,	000	bc,£7,	£70	bc,f7,	£70
symbol_lock_reg	1																	
🖁 SOS_ahead	0																	
🕌 com_ahead	0																	
Udeskew_begin	0																	
🏭 r_en _ lane0	0																	
> 🖬 r_data[7:0] _ Lane0	00		00			Ϋ́			Ŀ	c		X		f			4a	
🕌 r_en _ lane1	0																	
> 💆 r_data[7:0] _ Lane1	00				00						bc	X		£			4a	

• In order for each lane deskew FIFO to safely begin to latch incoming symbols without worrying that they might belong to different groups, we **count for 4 strikes** after the **last symbol lock** is seen and then enable each lane deskew FIFO to accept the next **COM symbol (bc) onwards**.

PCEe Top Schematic:



Tools: Xilinx Vivado FPGA Board: Nexys A7 https://digilent.com/shop/nexys-a7-fpga-trainer-boardrecommended-for-ece-curriculum/



Synthesis (RTL to Circuit Netlist): Synthesis Report and FPGA Cell Usage:

Start Writing Synthesis Report

Report BlackBoxes:

+-+	++
BlackBox name	Instances
+-+	++
+-+	++

Report Cell Usage:

+	+ Cell	++ Count
1 2	BUFG BUFGCTRL	16 4
3	CARRY4	96
4		86
5		461
16	ILUT3	593
17	ILUT4	572
8	LUT5	767
9	LUT6	2017
10	MMCME2_ADV	į 2į
11	MUXF7	271
12	MUXF8	57
13	RAM32M	8
14	RAMB18E1	4
15	RAMB18E1_1	3
16	RAMB18E1_2	4
17	RAMB18E1_3	4
18	RAMB18E1_4	4
19	RAMB18E1_5	4
20	FDCE	
21	FDPE	
22	FDRE FDSE	2144
23	IIBUF	65 I
125	IIBUFG	
125	IOBUF	
+	+	++

Report Instance Areas:

	Instance	Module	Cells
1	+		8612
2	inst_clk_wiz_0	clk_wiz_0	j 5
3	inst	clk_wiz_0_clk_wiz	j 5
4	j inst_clk_wiz_1	clk_wiz_1	j 5
5	inst	clk_wiz_1_clk_wiz	j 5
6	bram0	bram	j 56
7	bram1	bram_0	12
8	bram2	bram_1	j 4
9	bram3	bram_2	1 2
10	debouncer_i0	ee201_debouncer	69
11	inst_pcie	pcie	7732
12	LTSSM_LINK_DSP_inst	LTSSM_LINK_DSP	850
13	LTSSM_LANE_0	LTSSM_LANE_DSP	400
14	LTSSM_LANE_1	LTSSM_LANE_DSPparameterized0	385
15	LTSSM_LINK_USP_inst	LTSSM_LINK_USP	869
16	LTSSM_LANE_0	LTSSM_LANE_USP	425
17	LTSSM_LANE_1	LTSSM_LANE_USPparameterized0	j 381
18	PHY_DSP	phy_top	2439
19	j phy_rx	PHY_rx_14	1240
20	phy_tx	pcie_tx_data_serializer_15	j 1199
21	lane0_8b10b	pcie_phy_8b10b_16	j 8:
22	lane1_8b10b	pcie_phy_8b10b_17	312
23	PHY_USP	phy_top_7	270:
24	j phy_rx	PHY_rx	1509
25	phy_tx	pcie_tx_data_serializer	1192
26	lane0_8b10b	pcie_phy_8b10b	79
27	lane1_8b10b	pcie_phy_8b10b_13	312
28	dll_downstream	DLL_top	598
29	inst_DLL_receiver	DLL_receiver_9	103
30	inst_transmitter	DLL_transmitter_10	495
31	inst_replay_buffer	replay buffer 11	j 451

	buffer_memory	dp_bram_ft_12	214
33	dll_upstream	DLL_top_8	249
34	inst_DLL_receiver	DLL_receiver	166
35	inst_dp_bram_ft	dp_bram_2en_ft	44
36	inst_transmitter	DLL_transmitter	83
37	inst_replay_buffer	replay_buffer	59
j38 j	buffer_memory	dp_bram_ft	34
39	receive_file_i0	receive_file	109
40	input_fifo	data_fifo_oneclk_6	58
41	rst_gen_i0	rst_gen	10
42	reset_bridge_clk_i0	reset_bridge	10
43	send_file_i0	send_file	75
44	input_fifo	data_fifo_oneclk_5	56
45	uart_rx_i0	uart_rx	106
46	data_fifo_i0	data_fifo_oneclk_3	39
47	<pre>meta_harden_rxd_i0</pre>	meta_harden	2
48	uart_baud_gen_rx_i0	uart_baud_gen_4	14
i49 i	uart_rx_ctl_i0	uart_rx_ctl	50
j50 j	uart_tx_i0	uart_tx	75
j51 j	data_fifo_i0	data_fifo_oneclk	25
j52 j	uart_baud_gen_tx_i0	uart_baud_gen	14
53	uart_tx_ctl_i0	uart_tx_ctl	36

Finished Writing Synthesis Report : Time (s): cpu = 00:01:24 ; elapsed = 00:01:55 . Memory (MB): peak = 974.047 ; gain = 684.238

-+

Place and Route (PnR):

Utilization report:

Utilization Design Information

Table of Contents

- Slice Logic
 Summary of Registers by Type
 Slice Logic Distribution
 Memory

- 4. DSP

- 4. DSP
 5. IO and GT Specific
 6. Clocking
 7. Specific Feature
 8. Primitives
 9. Black Boxes
 10. Instantiated Netlists

1. Slice Logic _____

-+----+----+-----+-----+---Site Type | Used | Fixed | Available | Util% | ___ | Slice LUTs | 3883 | 0 | 63400 | 6.12 |

j	LUT as Logic	3851	i ø	63400	6.07	i.
j	LUT as Memory	32	j 0	19000	0.17	İ.
j	LUT as Distributed RAM	32	j 0	ĺ		İ
j	LUT as Shift Register	0	j 0			Ĺ
ĺ	Slice Registers	3441	j Ø	126800	2.71	İ
ĺ	Register as Flip Flop	3441	j Ø	126800	2.71	ĺ
Ì	Register as Latch	0	0	126800	0.00	Ĺ
ĺ	F7 Muxes	271	j Ø	31700	0.85	ĺ
	F8 Muxes	57	0	15850	0.36	
Н		+	+	+	+	÷.

1.1	Summary	of	Registers	by	Туре

+	Clock Enable	Synchronous	Asynchronous
+ 0 0 0 0 125 1141	 - - Yes Yes Yes		

31	Yes	Set	-
2144	Yes	Reset	-
++	·	+	++

2. Slice Logic Distribution

+	+	+	+	L
Site Type	Used	Fixed	Available	Util%
Slice	1728	0	15850	10.90
SLICEL	j 1170	j 0	İ	İ
SLICEM	558	j Ø	İ	İ
LUT as Logic	3851	j Ø	63400	6.07
using 05 output only	0	ĺ	ĺ	ĺ
using O6 output only	3213	İ	ĺ	ĺ
using 05 and 06	638		ĺ	
LUT as Memory	32	0	19000	0.17
LUT as Distributed RAM	32	0	ĺ	
using O5 output only	0			
using O6 output only	0			
using O5 and O6	32			
LUT as Shift Register	0	0		
LUT Flip Flop Pairs	1331	0	63400	2.10
fully used LUT-FF pairs	228			
LUT-FF pairs with one unused LUT output	1030			
LUT-FF pairs with one unused Flip Flop	1068			
Unique Control Sets	325			
*	+	+	+	+

* Note: Review the Control Sets Report for more information regarding control sets.

3. Memory

 Site Type	Used	Fixed	Available	+ Util%
Block RAM Tile RAMB36/FIF0* RAMB18 RAMB18E1 only	11.5 0 23 23	0 0 0	135 135 270	8.52 0.00 8.52

* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIF036E1 or one FIF018E1. However, if a FIF018E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1

4. DSP

			+	
Site Type +	•		AVallable +	
DSPs	0	0	240	0.00
+	+		+	++

5. IO and GT Specific

Site Type	Used	Fixed	Available	Util%
Bonded IOB	29	29	210	13.81
IOB Master Pads	13			
IOB Slave Pads	16			
Bonded IPADs	0	0	2	0.00
PHY_CONTROL	0	0	6	0.00
PHASER_REF	0	0	6	0.00
OUT_FIFO	j 0	0	24	j 0.00
IN_FIF0	j 0	0	24	j 0.00
IDELAYCTRL	i o	i 0	6	i 0.00
IBUFDS	i o	0	202	i 0.00
PHASER OUT/PHASER OUT PHY	i o	i 0	24	i 0.00
PHASER IN/PHASER IN PHY	i o	0	24	0.00
IDELAYE2/IDELAYE2 FINEDELAY	i o	0	300	i 0.00
ILOGIC	0	0	210	0.00
OLOGIC	0	i o	210	0.00

6. Clocking

+ Site Type	Used	Fixed	Available	++ Util%
BUFGCTRL BUFGCTRL MMCME2_ADV PLLE2_ADV BUFMRCE BUFHCE BUFR	10 0 2 0 0 0 0		32 24 6 12 96 24	31.25 0.00 33.33 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00

7. Specific Feature

Site Type	Used	Fixed	Available	Util%
BSCANE2	0	0	4	0.00
CAPTUREE2	j 0	0	1	0.00
DNA_PORT	j 0	0	j 1	0.00
EFUSE_USR	j 0	0	1	0.00
FRAME_ECCE2	j 0	0	1	0.00
ICAPE2	0	0	2	0.00
PCIE_2_1	j 0	0	1	0.00
STARTUPE2	0	0	1	0.00
XADC	0	0	1	0.00
++	+	-+	+	-+

8. Primitives

Ref Name	Used	Functional Category
FDRE	2144	Flop & Latch
LUT6	2005	. LUT
FDCE	1141	Flop & Latch
LUT5	774	LUT
LUT3	585	LUT
LUT4	575	LUT
LUT2	468	LUT
MUXF7	271	MuxFx
FDPE	125	Flop & Latch
CARRY4	96	CarryLogic
LUT1	82	LUT
MUXF8	57	MuxFx
RAMD32	48	Distributed Memory
FDSE	31	Flop & Latch
OBUF	25	10
RAMB18E1	23	Block Memory
RAMS32	16	Distributed Memory
BUFG	6	Clock
IBUF	4	10
BUFGCTRL	4	Clock
MMCME2_ADV	2	Clock

9. Black Boxes


+	-++
Ref Name	Used
++	+

10. Instantiated Netlists

+-----+ | Ref Name | Used | +-----+

Implementation Design:

This shows the physical layout of the FPGA and where the different parts of the design are mapped to.



Zooming in for a closer view (input and output pads):

		K19.	
	CCC0100001 C C C C C C C C C C C C C C C C C C	K15.	
K9 IRAD (KRYAN)			
J10 1540 (00130)	COD COD		

BRAM's and LUT's in the design:

				CIN COO CVINIT	
 ۱۹۹۹ - المحافة المحا المحافة المحافة \begin{array}{c} S_{3}^{+} & cos \\ D_{13} & 0_{3} \\ S_{2} & cos \\ S_{1} & 0_{2} \\ S_{1} & 0_{2} \\ D_{10} & 0_{1} \\ D_{10} & 0_{1} \\ C_{11} & cos \\ C_{11} & 0_{2} \\ C_{11$		S3+ D13 S2 D12 C02 S1 D12 C11 C01 C11 C11 C11 C01 C11 C01 C11 C01 C0			
		$\begin{array}{c} S_{3}^{+} & cos \\ D_{13}^{+} & 0_{3} \\ S_{2}^{+} & cos \\ D_{12}^{+} & cos \\ S_{1}^{+} & 0_{2} \\ D_{1}^{+} & cos \\ S_{0}^{+} & 0_{1} \\ D_{10}^{+} & 0_{1} \\ \end{array}$		S3- DI3 S2 DI2 S1 DI2 C02 S1 D1 C01 S0 D10 D10 D10	

Timing Report:

Design Timing Summary

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	2.353 ns	Worst Hold Slack (WHS):	0.072 ns	Worst Pulse Width Slack (WPWS): 3.00	0 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.00	00 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints: 0	
Total Number of Endpoints:	7319	Total Number of Endpoints:	7319	Total Number of Endpoints: 357	1
All user specified timing constra	aints are m	iet.			

Power Report:

Q, X ♦ C ₩	Summary			
Settings Summary (0.294 W, Margin: N/A) Power Supply > Utilization Details	Power analysis from Implement derived from constraints files, s vectorless analysis. Total On-Chip Power: Design Power Budget: Power Budget Margin: Junction Temperature: Thermal Margin: Effective &JA: Power supplied to off-chip dev Confidence level: Launch Power Constraint Advis invalid switching activity	imulation files or 0.294 W Not Specified N/A 26.3°C 58.7°C (12.7 W) 4.6°C/W ices: 0 W Medium	0n-Chip F 66% 34%	Dynamic: 0.195 W (66%) Clocks: 0.009 W (5%) Signals: 0.007 W (4%) Logic: 0.006 W (3%) 81% BRAM: 0.010 W (5%) MMCM: 0.158 W (81%) I/O: 0.004 W (2%)

Test-bench output:

At

At

launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2428.391 ; gain = 0.000 run 200 us 159445000 (ns): TLP Packet sent Downstream (0210) A† 159645000 (ns): TLP Packet sent Downstream (0000) 159745000 (ns): TLP Packet sent Downstream (1111) At A† 159845000 (ns): TLP Packet sent Downstream (2222) A† 159945000 (ns): TLP Packet sent Downstream (3333) Δ+ 160045000 (ns): TLP Packet sent Downstream (4444) A† 160145000 (ns): TLP Packet sent Downstream (5555) A† 160245000 (ns): TLP Packet sent Downstream (6666) At 160345000 (ns): TLP Packet sent Downstream (7777) A† 160445000 (ns): TLP Packet sent Downstream (8888) At 160545000 (ns): TLP Packet sent Downstream (9999) At 160645000 (ns): TLP Packet sent Downstream (aaaa) At 160745000 (ns): TLP Packet sent Downstream (bbbb) At 160845000 (ns): TLP Packet sent Downstream (cccc) At 160945000 (ns): TLP Packet sent Downstream (dddd) At At 161045000 (ns): TLP Packet sent Downstream (eeee) At 161102346 (ns): TLP Packet received Upstream (0210) 161145000 (ns): TLP Packet sent Downstream (fff) At 161204387 (ns): TLP Packet received Upstream (0000) At 161306428 (ns): TLP Packet received Upstream (1111) At 161345000 (ns): TLP Packet sent Downstream (0210) At 161408469 (ns): TLP Packet received Upstream (2222) At 161510510 (ns): TLP Packet received Upstream (3333) At At 161545000 (ns): TLP Packet sent Downstream (1f1f) At 161612551 (ns): TLP Packet received Upstream (4444) 161645000 (ns): TLP Packet sent Downstream (1a1a) At At 161714591 (ns): TLP Packet received Upstream (5555) 161745000 (ns): TLP Packet sent Downstream (0000) At 161816632 (ns): TLP Packet received Upstream (6666) At 161845000 (ns): TLP Packet sent Downstream (1111) At 161918673 (ns): TLP Packet received Upstream (7777) 161945000 (ns): TLP Packet sent Downstream (2222) At At 162020714 (ns): TLP Packet received Upstream (8888) At 162045000 (ns): TLP Packet sent Downstream (3333) A† 162122755 (ns): TLP Packet received Upstream (9999) 162145000 (ns): TLP Packet sent Downstream (4444) At A† 162224795 (ns): TLP Packet received Upstream (aaaa) 162245000 (ns): TLP Packet sent Downstream (5555) A† Δ+ 162326836 (ns): TLP Packet received Upstream (bbbb) A† 162345000 (ns): TLP Packet sent Downstream (6666) A† 162428877 (ns): TLP Packet received Upstream (cccc) At 162445000 (ns): TLP Packet sent Downstream (7777) A† 162530918 (ns): TLP Packet received Upstream (dddd) At 162545000 (ns): TLP Packet sent Downstream (8888) At 162632959 (ns): TLP Packet received Upstream (eeee) At At 162645000 (ns): TLP Packet sent Downstream (9999) At 162734999 (ns): TLP Packet received Upstream (fff) 162745000 (ns): TLP Packet sent Downstream (aaaa) At 162845000 (ns): TLP Packet sent Downstream (bbbb) At At 162945000 (ns): TLP Packet sent Downstream (cccc) 163041122 (ns): TLP Packet received Upstream (0210) A† 163045000 (ns): TLP Packet sent Downstream (dddd) At At 163143163 (ns): TLP Packet received Upstream (1f1f) At 163245000 (ns): TLP Packet sent Downstream (0210) 163245204 (ns): TLP Packet received Upstream (1a1a) At 163347244 (ns): TLP Packet received Upstream (0000) At 163445000 (ns): TLP Packet sent Downstream (eeee) At At 163449285 (ns): TLP Packet received Upstream (1111) 163545000 (ns): TLP Packet sent Downstream (fff) At At 163551326 (ns): TLP Packet received Upstream (2222) 163645000 (ns): TLP Packet sent Downstream (1f1f) At At 163653367 (ns): TLP Packet received Upstream (3333) At 163745000 (ns): TLP Packet sent Downstream (1a1a) 163755408 (ns): TLP Packet received Upstream (4444) 163845000 (ns): TLP Packet sent Downstream (0000) At At 163857448 (ns): TLP Packet received Upstream (5555) At 163945000 (ns): TLP Packet sent Downstream (1111) A† 163959489 (ns): TLP Packet received Upstream (6666) 164045000 (ns): TLP Packet sent Downstream (2222) At A† 164061530 (ns): TLP Packet received Upstream (7777) 164145000 (ns): TLP Packet sent Downstream (3333) A† Δ+ 164163571 (ns): TLP Packet received Upstream (8888) A† 164245000 (ns): TLP Packet sent Downstream (4444) A† 164265612 (ns): TLP Packet received Upstream (9999) At 164345000 (ns): TLP Packet sent Downstream (5555) At 164367653 (ns): TLP Packet received Upstream (aaaa)

164445000 (ns): TLP Packet sent Downstream (6666)

At	164469693	(ns):	TLP	Packet	received Upstream (bbbb)
At	164545000				sent Downstream (7777)
At	164571734				received Upstream (cccc)
At	164645000	(ns):	TLP	Packet	sent Downstream (8888)
At	164673775	(ns):	TLP	Packet	received Upstream (dddd)
At	164745000				sent Downstream (9999)
At	164845000				sent Downstream (aaaa)
At	164945000	(ns):	TLP	Packet	sent Downstream (bbbb)
At	164979897	(ns):	TIP	Packet	received Upstream (0210)
At	165081938				received Upstream (eeee)
At	165145000				sent Downstream (0210)
At	165183979	(ns):	TLP	Packet	received Upstream (ffff)
At	165286020	(ns):	TI P	Packet	received Upstream (1f1f)
At	165345000				sent Downstream (cccc)
At	165388061				received Upstream (1a1a)
At	165445000	(ns):	TLP	Packet	sent Downstream (dddd)
At	165490102	(ns):	TLP	Packet	received Upstream (0000)
At	165545000				sent Downstream (eeee)
At	165592142				received Upstream (1111)
At	165645000	(ns):	TLP	Packet	sent Downstream (ffff)
At	165694183	(ns):	TLP	Packet	received Upstream (2222)
At	165745000				sent Downstream (1f1f)
At	165796224				received Upstream (3333)
At	165845000				sent Downstream (1a1a)
At	165898265	(ns):	TLP	Packet	received Upstream (4444)
At	165945000				sent Downstream (0000)
	166000306				
At					received Upstream (5555)
At	166045000				sent Downstream (1111)
At	166102346	(ns):	TLP	Packet	received Upstream (6666)
At	166145000	(ns):	TI P	Packet	sent Downstream (2222)
At	166204387	1 1			received Upstream (7777)
At	166245000				sent Downstream (3333)
At	166306428	(ns):	TLP	Packet	received Upstream (8888)
At	166345000	(ns):	TLP	Packet	sent Downstream (4444)
At	166408469				received Upstream (9999)
At	166445000				sent Downstream (5555)
At	166510510				received Upstream (aaaa)
At	166545000	(ns):	TLP	Packet	sent Downstream (6666)
At	166612551	(ns):	TI P	Packet	received Upstream (bbbb)
At	166645000	1 1			sent Downstream (7777)
At	166745000				sent Downstream (8888)
At	166845000	(ns):	TLP	Packet	sent Downstream (9999)
At	166918673	(ns):	TLP	Packet	received Upstream (0210)
At	167020714	(ns):			received Upstream (cccc)
	167045000				
At					sent Downstream (0208)
At	167122755				received Upstream (dddd)
At	167224795	(ns):	TLP	Packet	received Upstream (eeee)
At	167245000	(ns):	TLP	Packet	sent Downstream (aaaa)
At	167326836	(ns).			received Upstream (ffff)
At	167345000				sent Downstream (bbbb)
At	167428877	(ns):			received Upstream (1f1f)
At	167445000	(ns):	TLP	Packet	sent Downstream (cccc)
At	167530918	(ns):	TLP	Packet	received Upstream (1a1a)
At	167545000	(nc).			sent Downstream (dddd)
					received Upstream (0000)
At	167632959				
At					sent Downstream (eeee)
At	167734999	(ns):	TLP	Packet	received Upstream (1111)
At					sent Downstream (ffff)
At					received Upstream (2222)
At					sent Downstream (1f1f)
At					received Upstream (3333)
At	167945000	(ns):	TLP	Packet	sent Downstream (1a1a)
At					received Upstream (4444)
At					received Upstream (5555)
At	168145000	(ns):	ΙLΡ	Packet	sent Downstream (0310)
At	168245204	(ns):	TLP	Packet	received Upstream (6666)
At	168345000	(ns)	TI P	Packet	sent Downstream (0000)
At					received Upstream (7777)
At					sent Downstream (0001)
At					received Upstream (8888)
At	168545000	(ns):	TLP	Packet	sent Downstream (0002)
At					received Upstream (9999)
At					sent Downstream (0003)
At	168/45000				sent Downstream (0004)
		(ns):	TLP	Packet	sent Downstream (0005)
At	168845000				
			IIP	Facker	sent Downstream (MMM)
At	168945000	(ns):			sent Downstream (0006) sent Downstream (0007)
At At	168945000 169045000	(ns): (ns):	TLP	Packet	sent Downstream (0007)
At At At	168945000 169045000 169145000	(ns): (ns): (ns):	TLP TLP	Packet Packet	sent Downstream (0007) sent Downstream (0008)
At At	168945000 169045000 169145000 169163571	(ns): (ns): (ns): (ns):	TLP TLP TLP	Packet Packet Packet	<pre>sent Downstream (0007) sent Downstream (0008) received Upstream (0208)</pre>
At At At	168945000 169045000 169145000 169163571	(ns): (ns): (ns): (ns):	TLP TLP TLP	Packet Packet Packet	<pre>sent Downstream (0007) sent Downstream (0008) received Upstream (0208)</pre>
At At At At At	168945000 169045000 169145000 169163571 169245000	(ns): (ns): (ns): (ns): (ns):	TLP TLP TLP TLP	Packet Packet Packet Packet	sent Downstream (0007) sent Downstream (0008) received Upstream (0208) sent Downstream (0009)
At At At At	168945000 169045000 169145000 169163571 169245000	(ns): (ns): (ns): (ns): (ns):	TLP TLP TLP TLP	Packet Packet Packet Packet	<pre>sent Downstream (0007) sent Downstream (0008) received Upstream (0208)</pre>

At	169345000	(ns):]	TIP	Packet	sent Downstream (000a)
At					received Upstream (bbbb)
At					sent Downstream (000b)
At	169469693	(ns): 1	TLP	Packet	received Upstream (cccc)
At	169545000	(ns):]	TLP	Packet	sent Downstream (000c)
At					received Upstream (dddd)
At					sent Downstream (000d)
At	1696/3//5	(ns):	ΙLΡ	Packet	received Upstream (eeee)
At	169745000	(ns):]	TLP	Packet	sent Downstream (000e)
At	169775816				received Upstream (ffff)
At					sent Downstream (000f)
At	169877857	(ns): 1	TLP	Packet	received Upstream (1f1f)
At	169979897	(ns):]	TLP	Packet	received Upstream (1a1a)
At					sent Downstream (0310)
At					sent Downstream (001f)
At	170345000	(ns): 1	TLP	Packet	sent Downstream (001b)
At	170445000	(ns): 1	TLP	Packet	sent Downstream (0000)
At					sent Downstream (0001)
At	170645000				sent Downstream (0002)
At	1/0/45000	(ns):	ΙLΡ	Packet	sent Downstream (0003)
At	170845000	(ns): 1	TLP	Packet	sent Downstream (0004)
At	170945000				sent Downstream (0005)
At					sent Downstream (0006)
At					sent Downstream (0007)
At	171245000	(ns): 1	ΓLΡ	Packet	sent Downstream (0008)
At					sent Downstream (0009)
At					sent Downstream (000a)
At	171545000				sent Downstream (000b)
At	171645000	(ns): 1	TLP	Packet	sent Downstream (000c)
At	171745000	(ns):]	TIP	Packet	sent Downstream (000d)
At	171945000				sent Downstream (0310)
At					received Upstream (0310)
At			TLP	Packet	received Upstream (0000)
At	174367653	(ns):]	TLP	Packet	received Upstream (0001)
At					received Upstream (0002)
					received Upstream (0003)
At					
At	174673775				received Upstream (0004)
At	174775816	(ns): 1	TLP	Packet	received Upstream (0005)
At	174877857	(ns):]	TLP	Packet	received Upstream (0006)
At	174979897				received Upstream (0007)
At					received Upstream (0008)
At					received Upstream (0009)
At	175286020	(ns): 1	TLP	Packet	received Upstream (000a)
At	175388061	(ns):]	TLP	Packet	received Upstream (000b)
At					received Upstream (000c)
At	175592142				received Upstream (000d)
At	175694183				received Upstream (000e)
At	175796224	(ns): 1	TLP	Packet	received Upstream (000f)
At	175945000	(ns):]	TLP	Packet	sent Downstream (000e)
At					sent Downstream (000f)
At					received Upstream (0310)
At	176145000	(ns):	TLP	Packet	sent Downstream (001f)
At	176204387	(ns): 1	TLP	Packet	received Upstream (001f)
At	176245000	(ns):]	ΤΙΡ	Packet	sent Downstream (001b)
At	176306428				
				Facker	received Upstream (001b)
At					sent Downstream (0000)
At	176408469	(ns): 1	TLP	Packet	received Upstream (0000)
At	176445000	(ns): 1	TLP	Packet	sent Downstream (0001)
At					received Upstream (0001)
At					sent Downstream (0002)
At					received Upstream (0002)
At	176645000	(ns): 1	TLP	Packet	sent Downstream (0003)
At					received Upstream (0003)
At					sent Downstream (0004)
	1/0/40000	(115/1			
At					
	176816632	(ns): 1			received Upstream (0004)
At	176816632	(ns): 1			received Upstream (0004) sent Downstream (0005)
	176816632 176845000	(ns): 1 (ns): 1	TLP	Packet	sent Downstream (0005)
At At	176816632 176845000 176918673	(ns): 1 (ns): 1 (ns): 1	TLP TLP	Packet Packet	sent Downstream (0005) received Upstream (0005)
At At At	176816632 176845000 176918673 176945000	(ns): 1 (ns): 1 (ns): 1 (ns): 1	TLP TLP TLP	Packet Packet Packet	sent Downstream (0005) received Upstream (0005) sent Downstream (0006)
At At At At	176816632 176845000 176918673 176945000 177020714	(ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1	TLP TLP TLP TLP	Packet Packet Packet Packet	sent Downstream (0005) received Upstream (0005) sent Downstream (0006) received Upstream (0006)
At At At At At	176816632 176845000 176918673 176945000 177020714 177045000	(ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1	TLP TLP TLP TLP TLP	Packet Packet Packet Packet Packet	sent Downstream (0005) received Upstream (0005) sent Downstream (0006) received Upstream (0006) sent Downstream (0007)
At At At At	176816632 176845000 176918673 176945000 177020714 177045000	(ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1	TLP TLP TLP TLP TLP	Packet Packet Packet Packet Packet	sent Downstream (0005) received Upstream (0005) sent Downstream (0006) received Upstream (0006)
At At At At At At	176816632 176845000 176918673 176945000 177020714 177045000 177122755	(ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1	TLP TLP TLP TLP TLP TLP	Packet Packet Packet Packet Packet Packet	sent Downstream (0005) received Upstream (0005) sent Downstream (0006) received Upstream (0006) sent Downstream (0007) received Upstream (0007)
At At At At At At At	176816632 176845000 176918673 176945000 177020714 177045000 177122755 177145000	(ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1	TLP TLP TLP TLP TLP TLP TLP	Packet Packet Packet Packet Packet Packet Packet	sent Downstream (0005) received Upstream (0005) sent Downstream (0006) received Upstream (0006) sent Downstream (0007) received Upstream (0007) sent Downstream (0008)
At At At At At At At	176816632 176845000 176918673 176945000 177020714 177045000 177122755 177145000 177224795	(ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1	TLP TLP TLP TLP TLP TLP TLP TLP	Packet Packet Packet Packet Packet Packet Packet Packet	sent Downstream (0005) received Upstream (0005) sent Downstream (0006) sent Downstream (0007) received Upstream (0007) sent Downstream (0008) received Upstream (0008)
At At At At At At At At	176816632 176845000 176918673 176945000 177020714 177045000 177122755 177145000 177224795 177245000	(ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1	TLP TLP TLP TLP TLP TLP TLP TLP	Packet Packet Packet Packet Packet Packet Packet Packet Packet	sent Downstream (0005) received Upstream (0005) sent Downstream (0006) received Upstream (0007) received Upstream (0007) sent Downstream (0008) received Upstream (0008) sent Downstream (0009)
At At At At At At At	176816632 176845000 176918673 176945000 177020714 177045000 177122755 177145000 177224795 177245000	(ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1	TLP TLP TLP TLP TLP TLP TLP TLP	Packet Packet Packet Packet Packet Packet Packet Packet Packet	sent Downstream (0005) received Upstream (0005) sent Downstream (0006) sent Downstream (0007) received Upstream (0007) sent Downstream (0008) received Upstream (0008)
At At At At At At At At At At	176816632 176845000 176918673 176945000 177020714 177045000 177122755 177145000 177224795 177245000 177326836	(ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1	TLP TLP TLP TLP TLP TLP TLP TLP TLP	Packet Packet Packet Packet Packet Packet Packet Packet Packet	sent Downstream (0005) received Upstream (0005) sent Downstream (0006) sent Downstream (0007) received Upstream (0007) sent Downstream (0008) received Upstream (0008) sent Downstream (0009) received Upstream (0009)
At At At At At At At At At At At	176816632 176845000 176918673 176945000 177020714 177045000 177122755 177145000 177224795 177245000 177326836 177345000	<pre>(ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 </pre>	TLP TLP TLP TLP TLP TLP TLP TLP TLP TLP	Packet Packet Packet Packet Packet Packet Packet Packet Packet Packet	sent Downstream (0005) received Upstream (0005) sent Downstream (0006) received Upstream (0006) sent Downstream (0007) received Upstream (0008) received Upstream (0008) sent Downstream (0009) received Upstream (0009) sent Downstream (0009)
At At At At At At At At At At At At	176816632 176845000 176918673 176945000 177020714 177045000 177122755 177145000 177224795 177245000 177326836 177345000 177428877	<pre>(ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 </pre>	TLP TLP TLP TLP TLP TLP TLP TLP TLP TLP	Packet Packet Packet Packet Packet Packet Packet Packet Packet Packet Packet	sent Downstream (0005) received Upstream (0005) sent Downstream (0006) received Upstream (0006) sent Downstream (0007) received Upstream (0008) received Upstream (0008) sent Downstream (0009) received Upstream (0009) sent Downstream (0003) received Upstream (0003)
At At At At At At At At At At At At At	176816632 176845000 176918673 176945000 177020714 177045000 177122755 177145000 177224795 177245000 177326836 177345000 177428877 177445000	<pre>(ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 </pre>	TLP TLP TLP TLP TLP TLP TLP TLP TLP TLP	Packet Packet Packet Packet Packet Packet Packet Packet Packet Packet Packet	sent Downstream (0005) received Upstream (0005) sent Downstream (0006) received Upstream (0006) sent Downstream (0007) received Upstream (0007) sent Downstream (0008) received Upstream (0009) received Upstream (0009) sent Downstream (000a) received Upstream (000a) sent Downstream (000a)
At At At At At At At At At At At At	176816632 176845000 176918673 176945000 177020714 177045000 177122755 177145000 177224795 177245000 177326836 177345000 177428877 177445000	<pre>(ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 (ns): 1 </pre>	TLP TLP TLP TLP TLP TLP TLP TLP TLP TLP	Packet Packet Packet Packet Packet Packet Packet Packet Packet Packet Packet	sent Downstream (0005) received Upstream (0005) sent Downstream (0006) received Upstream (0006) sent Downstream (0007) received Upstream (0008) received Upstream (0008) sent Downstream (0009) received Upstream (0009) sent Downstream (0003) received Upstream (0003)
At At At At At At At At At At At At At A	176816632 176845000 176918673 176945000 177020714 177045000 177122755 177145000 177224795 177245000 177326836 177345000 177428877 177445000 177530918	(ns): 1 (ns):	TLP TLP TLP TLP TLP TLP TLP TLP TLP TLP	Packet Packet Packet Packet Packet Packet Packet Packet Packet Packet Packet Packet Packet	sent Downstream (0005) received Upstream (0005) sent Downstream (0006) sent Downstream (0007) received Upstream (0007) sent Downstream (0008) received Upstream (0008) sent Downstream (0009) received Upstream (0009) sent Downstream (0000) sent Downstream (0000) received Upstream (000b) received Upstream (000b)
At At At At At At At At At At At At At A	176816632 176845000 176918673 176945000 177020714 177045000 177122755 177145000 177224795 177245000 177326836 177345000 177428877 177445000 177530918 177632959	(ns): 1 (ns):	TLP TLP TLP TLP TLP TLP TLP TLP TLP TLP	Packet Packet Packet Packet Packet Packet Packet Packet Packet Packet Packet Packet Packet Packet	sent Downstream (0005) received Upstream (0005) sent Downstream (0006) sent Downstream (0006) sent Downstream (0007) received Upstream (0008) received Upstream (0008) sent Downstream (0009) received Upstream (0009) sent Downstream (0000) sent Downstream (0000) received Upstream (000b) received Upstream (000b) received Upstream (000b) received Upstream (000c)
At At At At At At At At At At At At At A	176816632 176845000 176918673 176945000 177020714 177045000 177122755 177145000 177224795 177245000 177326836 177345000 177428877 177445000 177530918 177632959	(ns): 1 (ns):	TLP TLP TLP TLP TLP TLP TLP TLP TLP TLP	Packet Packet Packet Packet Packet Packet Packet Packet Packet Packet Packet Packet Packet Packet	sent Downstream (0005) received Upstream (0005) sent Downstream (0006) sent Downstream (0007) received Upstream (0007) sent Downstream (0008) received Upstream (0008) sent Downstream (0009) received Upstream (0009) sent Downstream (0000) sent Downstream (0000) received Upstream (000b) received Upstream (000b)

At	177734999	(ns):	TLP	Packet	received Upstream (000d)
At	177845000	(ns):	TLP	Packet	sent Downstream (000c)
At	177945000	(ns):	TLP	Packet	sent Downstream (000d)
At	178045000	(ns):	TLP	Packet	sent Downstream (000e)
At	178145000	(ns):	TLP	Packet	sent Downstream (000f)
At	178245000	(ns):	TLP	Packet	sent Downstream (001f)
At	178245204				received Upstream (0310)
At	178345000				sent Downstream (001b)
At	178347244				received Upstream (000e)
At	178445000				sent Downstream (0000)
At	178449285				received Upstream (000f)
At	178545000				sent Downstream (0001)
At	178551326				received Upstream (001f)
At	178645000				sent Downstream (0002)
At	178653367				received Upstream (001b)
At	178745000				sent Downstream (0003)
At	178755408				received Upstream (0000)
At	178845000				sent Downstream (0004)
	178857448				
At At					received Upstream (0001)
At	178945000				sent Downstream (0005)
At	178959489				received Upstream (0002)
At	179045000				sent Downstream (0006)
At	179061530				received Upstream (0003)
At	179145000				sent Downstream (0007)
At	179163571				received Upstream (0004)
At	179245000				sent Downstream (0008)
At	179265612				received Upstream (0005)
At	179345000				sent Downstream (0009)
At	179367653				received Upstream (0006)
At	179469693				received Upstream (0007)
At	179545000				sent Downstream (0308)
At	179571734				received Upstream (0008)
At	179673775	(ns):	TLP	Packet	received Upstream (0009)
At	179745000	(ns):	TLP	Packet	sent Downstream (000a)
At	179775816	(ns):	TLP	Packet	received Upstream (000a)
At	179845000	(ns):	TLP	Packet	sent Downstream (000b)
At	179877857	(ns):	TLP	Packet	received Upstream (000b)
At	179945000	(ns):	TLP	Packet	sent Downstream (000c)
At	180045000	(ns):	TLP	Packet	sent Downstream (000d)
At	180145000	(ns):	TLP	Packet	sent Downstream (000e)
At	180183979	(ns):	TLP	Packet	received Upstream (0310)
At	180245000	(ns):	TLP	Packet	sent Downstream (000f)
At	180286020	(ns):	TLP	Packet	received Upstream (000c)
At	180345000	(ns):	TLP	Packet	sent Downstream (001f)
At	180388061	(ns):	TLP	Packet	received Upstream (000d)
At	180445000	(ns):	TLP	Packet	sent Downstream (001b)
At	180490102	(ns):	TLP	Packet	received Upstream (000e)
At	180592142	(ns):	TLP	Packet	received Upstream (000f)
At	180645000	(ns):	TLP	Packet	sent Downstream (xxxx)
At	180694183	(ns):	TLP	Packet	received Upstream (001f)
At	180745000				sent Downstream (0210)
At	180796224				received Upstream (001b)
At	180898265				received Upstream (0000)
At	180945000				sent Downstream (0000)
At	181000306				received Upstream (0001)
At					sent Downstream (1111)
At					received Upstream (0002)
At					sent Downstream (2222)
At					received Upstream (0003)
At	181245000	(ns)	TIP	Packet	sent Downstream (3333)
At					received Upstream (0004)
At					sent Downstream (4444)
At	181408460	(ns).	TIP	Packet	received Upstream (0005)
At					sent Downstream (5555)
At					received Upstream (0006)
At					sent Downstream (6666)
At					received Upstream (0007)
At					sent Downstream (7777)
	101040000	(nc)		Dacko+	received Upstream (0008)
At At					
At At					sent Downstream (8888)
At					received Upstream (0009)
At					sent Downstream (9999)
At					sent Downstream (aaaa)
At					sent Downstream (bbbb)
At					received Upstream (0308)
At					sent Downstream (cccc)
At					received Upstream (000a)
At					sent Downstream (dddd)
At					received Upstream (000b)
At					sent Downstream (eeee)
At	182428877	(ns):	ΙLΡ	Packet	received Upstream (000c)

	\t	182445000	(ns):	TLP	Packet	sent Downstream (ffff)
	٨t	182530918	(ns):	TLP	Packet	received Upstream (000d)
	٨t	182632959	(ns):	TIP	Packet	received Upstream (000e)
	At		1 1			sent Downstream (0210)
						received Upstream (000f)
	At					received Upstream (001f)
1	\t	182845000	(ns):	TLP	Packet	sent Downstream (1f1f)
1	At	182939081	(ns):	TLP	Packet	received Upstream (001b)
	٨t	182945000	(ns):	TLP	Packet	sent Downstream (1a1a)
	At					sent Downstream (0000)
	At					sent Downstream (1111)
	At					sent Downstream (2222)
						received Upstream (0210)
1	\t	183345000	(ns):	TLP	Packet	sent Downstream (3333)
	\t	183347244	(ns):	TLP	Packet	received Upstream (0000)
	٨t	183445000	(ns):	TLP	Packet	sent Downstream (4444)
						received Upstream (1111)
	At					sent Downstream (5555)
						received Upstream (2222)
						sent Downstream (6666)
1	\t					received Upstream (3333)
1	\t	183745000	(ns):	TLP	Packet	sent Downstream (7777)
	٨t	183755408	(ns):	TLP	Packet	received Upstream (4444)
						sent Downstream (8888)
	At					received Upstream (5555)
						sent Downstream (9999)
						received Upstream (6666)
	At		1 1			sent Downstream (aaaa)
	At					received Upstream (7777)
1	\t	184145000	(ns):	TLP	Packet	sent Downstream (bbbb)
1	At	184163571	(ns):	TLP	Packet	received Upstream (8888)
	\t	184245000	(ns):	TLP	Packet	sent Downstream (cccc)
	٨t	184265612	(ns):	TLP	Packet	received Upstream (9999)
	At		1 1			sent Downstream (dddd)
						received Upstream (aaaa)
						received Upstream (bbbb)
						sent Downstream (0210)
						received Upstream (cccc)
						received Upstream (dddd)
	At					sent Downstream (eeee)
1	\t	184775816	(ns):	TLP	Packet	received Upstream (eeee)
	٨t	184845000	(ns):	TLP	Packet	sent Downstream (ffff)
	At					received Upstream (fff)
	At		1 1			sent Downstream (1f1f)
	\t tinich collod					sent Downstream (1a1a)
						e "C:/aabuhjar/Xilinx_projects/PCIe/Simulation/pcie_tb.v"
	run: lime (s):	cpu = 00:	00:01	; el	apsed =	= 00:00:06 . Memory (MB): peak = 2428.391 ; gain = 0.000

Reference: Mindshare - https://www.mindshare.com/eLearning/Course/ Core_PCle_eLearning_Course#